

Passive Delay Line Design Considerations

A Passive Delay Line is a special purpose Low Pass Filter designed to delay (phase shift) the input signal by a specified increment of time, and is composed of series inductors and shunt capacitors with values dictated by the line impedance.




Figure 1A. Passive Delay Line Schematic Diagram.

Design: This LC network may be used to pass either analog or digital signals whose bandwidth is compatible with the intended range of operation for the delay line. A specific delay and impedance, determine the required LC values of the network:

$$T_d = \sqrt{(L_t \times C_t)} \quad \begin{array}{l} T_d = \text{Total Delay (ns)} \\ Z_o = \text{Impedance (Ohms)} \\ L_t = \text{Total Line Inductance (} \mu\text{H)} \\ C_t = \text{Total Line Capacitance (pF)} \end{array}$$

$$Z_o = \sqrt{(L_t / C_t)}$$

Rise Time: The rise time of a delay line is typically measured from the 10% to 90% points of the leading edge of the output pulse. The measured output risetime (t_{ro}) is a function of the input rise time (t_{ri}) and the true rise time of the delay line (t_r):

$$t_r = \sqrt{t_{ro}^2 - t_{ri}^2}$$

An analog delay line's bandwidth (-3dB attenuation) is related to the network's rise time which is dependent upon the total number (N) of LC sections. The delay-to-rise time ratio is the figure of merit, or Quality Factor, used to characterize delay lines. Generally, the greater figure of merit implies higher number of sections, and therefore higher cost. The bandwidth for the network, and number of sections follow these approximations:

$$BW \approx .35 / t_r \quad N \approx (T_d / t_r)^{1.36}$$

Attenuation: The output voltage attenuation of a delay line has several contributing factors:

1. Internal D.C. resistance (DCR)
2. Dielectric and ground plane losses
3. Loading effects at taps
4. Impedance mismatches at terminations
5. Frequency limitations (BW) of delay line

When the delay line is minimally loaded, properly terminated and the input pulse widths are significantly greater than the line's rise time, attenuation is given by:

$$\text{Attenuation (\%)} = 1 - (Z_o / (Z_o + \text{DCR}))$$

Series Connection: Passive delay lines of the same impedance can be connected input-to-output (cascaded) to optimize rise time and/or obtain specific delay values. Termination is required only at the output of the final stage. The rise time of the grouped lines is given by

$$t_{ro} = \sqrt{t_{ri}^2 + t_{r1}^2 + t_{r2}^2 + \dots + t_{rN}^2}$$

Operating Specifications - Passive Delays

Pulse Overshoot (Pos)	5% to 10%, typical
Pulse Distortion (S)	3% typical
Working Voltage	25 VDC maximum
Dielectric Strength	100VDC minimum
Insulation Resistance	1,000 MΩ min. @ 100VDC
Temperature Coefficient	70 ppm/°C, typical
Bandwidth (f_c)	0.35/ t_r approx.
Operating Temperature Range	-55° to +125°C
Storage Temperature Range	-65° to +150°C

Reflections: Loading at taps should be at least 10 times the characteristic impedance to minimize reflections due to transmission line effects. The reflected voltage due to a tap loaded by a resistance, R_t , is given by

$$\text{Reflection (\%)} = 1 - (1 / (1 + Z_o/2R_t))$$

In certain applications, mismatches can be used to achieve pulse-shaping requirements. There are three basic rules relating to reflections:

- 1) No reflections at either terminal of a line which is terminated with its characteristic impedance.




Figure 2A.

- 2) A reflection, equal in amplitude and of same polarity to the impinging signal, will occur at the input of a line which is open circuited. ($R_t = \text{infinite}$, see figures below.)




Figure 3A.

- 3) A reflection, equal in amplitude and of opposite polarity to the impinging signal, will occur at the input of a line which is short circuited. ($R_t = 0$, see figures below.)




Figure 4A.

Circuit Considerations: To assure delay accuracy and prevent signal distortion, care should be taken to properly integrate the passive delay line into the circuit design. A board trace can load a tap with several picofarads of capacitance which will increase delay, rise time, distortion and attenuation. The designer should calculate inductance and capacitance values of the delay line (L_t , C_t) to determine if anticipated board loading is significant. For typical passive delay line applications, the following design criteria provide optimum performance:

1. The line should be properly terminated.
2. Minimize tap loading. 10 x Z_o min. recommended.
3. Minimize trace lengths to delay line.
4. Circuit should have massive ground plane.
5. All common connections should be used.

We encourage you to call and discuss the details of your design with one of our application engineers. We offer quick turnaround on samples, and custom versions are available, generally at no cost for existing package configurations.

GLOSSARY

Attenuation (At): the difference in peak amplitude between input and output pulses.

D.C. RESISTANCE (DCR): The D.C. resistance, in ohms, measured between the input and output of a delay line.

DELAY TIME (Td): the elapsed time between the respective 50% points on the leading edges of the input and output pulses.

IMPEDANCE (Zo): the effective impedance of the delay line which is equal to the value of the terminating impedance which provides a minimum reflection back to the input of the delay line.

INPUT FALL TIME (Tfi): the elapsed time between the 90% and the 10% points on the trailing edge of the input pulse.

INPUT RISE TIME (Tri): the elapsed time between the 10% and the 90% points on the leading edge of the input pulse.

INPUT VOLTAGE (Ei): the amplitude of the input pulse.

LEADING EDGE: that portion of the pulse which rises from zero to peak amplitude.

OUTPUT RISE TIME (Tfo): the elapsed time between the 10% and the 90% points on the leading edge of the output pulse.

OUTPUT FALL TIME (Tfi): the elapsed time between the 90% and the 10% points on the trailing edge of the output pulse.


OUTPUT VOLTAGE (Eo): the amplitude of the output pulse.

PULSE DISTORTION (S): the magnitude of the largest peak amplitude of all spurious responses in either a positive or negative direction occurring in the period after the top of the leading edge of the output pulse and before two time delays (for flat input pulse top).

PULSE OVERSHOOT (Pos): the peak amplitude of overshoot occurring at the top of the leading edge of the output pulse (for flat input pulse top).

PULSE WIDTH (Pw): the elapsed time between the 50% points on the leading and trailing edge of a pulse.

TRAILING EDGE: that portion of the pulse which falls from peak amplitude to zero.



Rg = GENERATOR SOURCE IMPEDANCE = 50 OHMS
 R1, R2 = INPUT MATCHING PAD RESISTORS
 Rt = TERMINATING RESISTOR
 Zo = DELAY LINES CHARACTERISTIC IMPEDANCE

$$R1 = \{Rg \times Zo\} / R2$$

$$R2 = \sqrt{\frac{Rg^2 \times Zo}{Zo - Rg}}$$

Figure 5A. Recommended test circuit for Passive Delay Lines




Figure 6A. Passive Delay Line Waveform Parameters




Figure 7A. Active Delay Line Waveform Parameters